Abstract-This paper presents an on-chip digitally programmable thermal coupling emulation framework, referred to as the field-programmable thermal emulator (FPTE), for online characterization of power pattern, time-varying thermal field, and associated changes in the electrical characteristics of the transistors. A test chip was designed in 130-nm CMOS to validate the test structure. The measurement results demonstrated the ability of FPTE to emulate various power patterns and capture the effects on temperature and circuit performance. The test chip is used to explore and identify thermal coupling. The potential application of FPTE moves beyond thermal package tests and is capable of being used as chip-level thermal condition prediction and management infrastructure.
and circuit characterization. Further, advanced thermal designs and cooling mechanisms are becoming mainstream in the high-performance system-in-package (SiP) design [4] . Transient thermal emulation and package evaluation in parallel with the chip development may be essential to reduce the design cycle time and the number of iterations.
This paper presents a digitally programmable, on-chip, and all-silicon test structure and associated test methodology for postsilicon and online characterization of the transient thermal field and its interactions with the device properties. This test structure is referred to as the field-programmable thermal emulator (FPTE). The proposed structure performs thermal characterization through on-die programmable CMOS-based heater array combined with on-die sensors. The design highlights online and field-programmable characterization framework. A test chip is designed in 130-nm CMOS to validate the operation of the FPTE and demonstrate its functionality. The FPTE generates time-varying and controllable power patterns, sense the resulting temperature patterns, and characterize the performance variations. Multiple (five) FPTE cores are integrated on-chip to demonstrate the capability of characterizing core-to-core thermal coupling. Each FPTE core occupies only a 0.0375 mm 2 area and dissipates 9 μW of standby power. The FPTE has many practical applications. In this paper, three use cases are experimentally demonstrated. In Section V, the FPTE was first used to characterize and emulate on-chip hotspot response. Then, the result is compared against the same setup but an alternative cooling medium, i.e., fluidic cooled package. Finally, the chip was used to evaluate advanced cooling interposer design as a heater and sensor chip.
The sections are organized as follows. Section II discusses the related work and contributions of this paper; Section III presents the emulation and analysis framework; Section IV presents measurement results describing bare FPTE calibration and capabilities; Section V presents different system integrations and applications utilizing the FPTE framework; and Section VI presents the conclusion.
II. RELATED WORK
Traditionally, electrical-thermal analysis of ICs has been performed through design-time modeling and simulations. While modeling remains critical, the simulation analysis faces challenges in predicting the run time thermal field in nanometer nodes. The existing transient thermal simulation methods used in fine-grain design-time thermal analysis require accurate estimation of the thermal resistivity and heat capacity of 2156-3950 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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all materials [5] - [7] . Many works have studied methods to measure the thermal resistance and capacitance of the thermal interface material (TIM), heat sink, and heat spreader [8] - [11] . It has been discussed that the thermal resistance and capacitance measurements may change due to imperfect attachment during manufacturing such as partial voiding and delamination [12] . Therefore, there may be chip-to-chip variation in the transient thermal properties between packaged ICs. Second, to understand the impact of temperature variations on ICs, it is important to accurately characterize the interactions between transistor properties and time-varying temperature patterns. However, the device parameters experience die-to-die variations. To reduce the design pessimism, the innovations in on-chip characterization circuits have been developed to accurately capture the device properties [13] - [16] . Hence, it is important to perform integrated characterization on thermal pattern and device properties for thermal-aware designs.
Considering the postfabrication and postpackaging variations in the thermal properties of an IC, the online characterization of the spatiotemporal variation of the on-chip junction temperature (the transient thermal field) and its impact on the circuit properties are crucial for reliable in-field chip operation [17] - [19] . To achieve this goal, one requires onchip structures: 1) for process/device characterization; 2) for temperature sensing; and 3) to generate time-varying thermal field on-chip in a controllable fashion. While significant prior works have described methods for process and temperature sensing, designing on-chip structures to generate controllable time-varying thermal field is still a challenge.
A. Designs for Cooling Structure Characterization
Conventional on-die test structures utilize platinum film heater for thermal categorization [16] , [20] . The purpose of these test chips was to explore options in novel packaging materials, die integrations, and cooling structures. The thinfilm resistive heater/sensor may have excellent thermal range and stability, but lacks sufficient granularity and field programmability for online characterization. A passive heater component requires off-chip test equipment for data collection which precludes their application for online characterization with multiple controllable heat sources.
B. Designs for On-Die Temperature-Device Interaction
As the off-chip measurement complexity increases with the number of heat sources, these approaches are also less scalable and integrable with a digital CMOS process. In order to consider the interaction between power, temperature, and CMOS performance, new test structures are required for accurate analysis. Earlier dynamic thermal characterization has been introduced in [9] , [13] , [14] , and [21] . These designs integrate a silicon sensor and a heater in tiles for on-chip thermal characterizations. In the analog domain, Altet et al. [15] proposed testing methodology for dynamic thermal effect on device mismatch. These designs mainly aim for characterization during burn-in instead of online emulation. The on-chip controllers in earlier works were stateless or singled-state. Conceptual diagram of a field-programmable thermal emulator (FPTE) integrated in an instrumentation board for thermal characterization. 
C. Designs for On-Die Hotspot Identification
Recent works in the area have shown interest in fieldprogrammable gate array (FPGA) thermal modeling [22] , [23] . The in-stock FPGA may be configured as high-fidelity thermal sensors, but the emulated heaters may not be effective hotspot sources. Moreover, the FPGA-based approaches lack external leakage control mechanism for fine grain electrical-thermal categorization. The contribution of this paper is the design of a fully digitally controlled test structure for emulation of spatiotemporal variations in the thermal field considering workload-dependent power patterns.
III. FIELD-PROGRAMMABLE THERMAL EMULATOR
Parallel to the FPGA in functional emulation, FPTE emulates the thermal field using programmable on-die CMOSbased heater array and on-die sensors for temperature and circuit properties. On-die programmable heaters are controlled with the integrated registers to emulate time-varying power patterns and generate time-varying temperature pattern. Multiple digitally programmable FPTE cores are integrated on-chip to characterize the thermal effects in multicore processing including core-to-core thermal coupling. The FPTE cores are augmented with the analog temperature sensors to record the temperature patterns. The digital circuit characterizes the electrical characteristics under time-varying thermal coupling. The conceptual diagram in Fig. 1 shows an FPTE chip integrated in a board. The cartoon highlights an online field-programmable thermal characterization framework on board. A simplified FPTE test chip to demonstrate the design concept is presented in Fig. 2 . The proposed design contains the following major blocks: 1) serial peripheral Interface (SPI) registers; 2) digital heater; 3) temperature sensor; and 4) delay sensor. 
A. Heater Hotpot Implementation
The FPTE hotspots at the corners are 600 μm apart horizontally and 750 μm apart vertically. An additional hotspot is placed at the center of the chip for coupling analysis and calibration. The core of the FPTE block is the programmable CMOS heater based on an n-well resistor to generate heat within the silicon and near the junction. Each resistor is controlled by an nMOS transistor with binary [high and low states to control current through the resistor in Fig. 3(a) ]. The resistor bank is arranged in groups of resistors with a maximum equivalent resistance of 250 . Each resistor bank is formed by 4 × 4 subbank tiles. Each tiles are 60 μm × 50 μm in size and shares the control signal to improve intrabank uniformity. The same dimension resistors are grouped together to form 125, 62.5, and 31. 25 banks. These four banks of resistors are controlled with proportionally sized nMOS transistors to generate 16 power levels with a maximum of 165 mA per bank at 3.3 V. Hence, the design has an equivalent 16 quantization levels with a maximum instantaneous heater power of 544.5 mW and with a granularity of 34 mW. The total area of the heater hotspot is 250 μm × 150 μm, i.e., 0.0375 mm 2 . The voltage of each bank may be controlled with an external voltage source in this design (or using onchip voltage regulators). The internal registers can then tune the individual heater output at a fine-grain level. The latchbased registers for heaters and sensors have a footprint of 250 μm × 150 μm. The fill-factor for a single FPTE is designed to be 50% and the density may further improve if SRAM is used for the register cells. The heater drivers are designed to sink the full swing current with a rise/fall time of 20 ns. Because each resistor has distinct ON/OFF states, the actual resistor layout is subdivided into 16 subbank tiles in Fig. 3(b) . Smaller subbanked resistors improve the hotspot uniformity within the bank. Within each tile, the resistors are arranged into a common-centroid layout to improve quantization matching. The tiles form two rows with butted nMOS grouped in the center isolation well. The isolation well around the nMOS enables the opportunity to control the leakage through body biasing. This feature enables the opportunity to model and control the device leakage which pure resistive heater may not model readily.
The digitally controlled heater hotspot reaches 1452 W/cm 2 power density at 3 V. Therefore, the heater can be used to emulate the peak power density exceeding what is expected in a modern high-performance system. The current test chip uses fixed-shaped macro, but the heat spreading can be engineered by designing the heater stripes to fill with the desired shape. For a full chip emulation, the goal will be to implement heater stripes for the background heat, while using the concentrated heaters for hotspot emulation. The limitation to the reconfigurability is the granularity of the background heater states. If it is desired to program power pattern for a longer duration, more on-chip registers will be needed to store the pattern.
B. Programmable Register Implementation
To emulate the time-varying power pattern, the on-chip heater register can program up to 32 states in Fig. 4 . The states wrap around and form a periodic thermal profile when the counter resets every 32 clock steps. The clock pin and the enable pin may stretch the clock to a defined cycle emulating longer steady-state response. All heater registers are dual ported so the registers may be updated in the background when the heater applies the power pattern in parallel. The programming can be performed using the on-chip logic cores in a multicore processor. In this test chip, an external microcontroller acted as the programming module for the FPTE blocks. We also included externally controlled heaters in the design to enable background heating, if required, to characterize the sensors without using the digitally programmable heaters. Each background heater was designed to be 40 .
C. Temperature Sensor Implementation
For sensing temperature, the conventional bipolar junction transistor (BJT)-based analog sensors are designed [2] . The design is shown in Fig. 5(a) . The outputs of the analog sensors are quantized using external analog-to-digital converters (ADCs). For characterization of the interaction between the delay and transient temperature patterns, digital ring oscillators (ROs) (performance sensors) are integrated within the FPTE blocks. The delay-based sensors store temperature history in an 8-b word and the the first-in-first-out (FIFO) register holds up to 16 entries in Fig. 4 . The nine-stage RO are designed to update the counter at 500 MHz at nominal 1.2 V. The RO counter has a 32-b depth counter, in order to fit the data into an 8-b register, we allow external pins to multiplex the counter register into four segments in Fig. 5(b) . When accuracy is important, the microcontroller signals the chip to shift the upper and lower words into multiple register lines while holding the counter value. When accuracy constraints are relaxed, the microcontroller only shifts the upper 8-b of the counter that contains data. The upper nonzero register position depends on the sampling window, and the count may or may not utilize the upper registers. By monitoring the digital bit string generated from the ROs, we can characterize the interactions between temperature and performance.
IV. SYSTEM MEASUREMENT RESULTS
The test chip was designed and fabricated in 130-nm CMOS process. Fig. 6 shows the die-photo of the test chip and Fig. 7 shows the layout of the individual FPTE cores. The Fig. 7 . Layout of the FPTE block. The block contains a digital sensor with associated FIFO buffer, a digital heater with its pattern programing registers, a traditional analog temperature sensor, and an analog heater. Fig. 8 . This is the snapshot of the calibration environment. We built a chamber to emulate a closed system for resistor profiling and sensor calibration. We utilized the PC's serial I/O terminal to communicate with the microcontroller and collected data from the chip.
2 mm × 1 mm die hosted five FPTE structures sharing the same SPI I/O. The package housing the die was wirebonded ceramic LCC52 by Kyocera. The socket assembly was lidded LCC55 from 3M on a 106.5 mm × 79 mm printed circuit board with passive cooling. The experiment for the test chip was done with the setup in Fig. 8 . The heaters directly drew power from the Agilent E3532A/33A function generators due to the current sourcing limit on the controller. The chip communicated with an external microcontroller with digital controls. The microprocessor used in the measurement is Atmel's ATmega328P on the Ardunio Uno programming platform in C-like coding style. The program stored on the microcontroller orchestrated the heater and sensor activities. The microcontroller fed control signals from preloaded ROM onto the chip's SPI bus and buffered sensor reading for serial port transmission to the connected computer. The chip readings and heater states were visible from the microcontroller, and we utilized the TDS1002B/MSO7104 oscilloscope and the NI PXIe-1082 interface for data verification and waveform capturing. Temperature meters with type-T thermalcouples were attached to the package surface and inside the Styrofoam for temperature reference.
The FPTE uses on-chip digital heaters and sensors to emulate time-varying power patterns on-chip, generate the corresponding spatiotemporally varying temperature pattern, and characterize the resulting variations in circuit properties. The application domains of FPTE include a thermal test vehicle as well as an online thermal test structure.
A. Steady-State Calibration
The on-chip heater and sensors were calibrated in a simple thermally isolated chamber in Fig. 9 . The heater calibration 
was relatively straightforward through power measurements. The external dc power supply ramped from 0 to 3 V and measured the heater response with a max heater code of 0xF (4'B1111). The controller then stepped up the digital heater's register codes at 3 V from 0x0 to 0xF and captured per-bit power generation. The digital controllable granularity was 34 mW per unit at 3.3 V. The measured resistance matched within 2.7% of the designed (20 ) resistance at 3.3 V. For sensor calibration, the external heating material heated up the stack assembly to equilibrium and sampled reading from the chip was recorded along with the external thermocouple module. The quantization was done on an external microcontroller's ADC. The ADC reading had a 0.4°C per unit for the on-chip analog sensors. The digital performance sensor was sampled for every 64 μs to avoid self-heating; the active sampling time was 2 μs during the capture phase. Systematic offset in the digital sensor exists and may be significant. The digital sensor outputs were zeroed through two-point calibration against the analog sensors. The resolution of the digital sensors was 0.303°C per unit.
B. Transient Thermal Emulation
To study the potential of emulating time-varying power patterns, we have applied random power patterns to digital heater #3. The power waveform and corresponding performance variation (due to the coupling between power, temperature, and delay) are collected with the digital sensor #3 on-chip in Fig. 10 . The capturing window length was constrained by the microcontroller's available memory. When the data filled up the controller RAM, the controller held the thermal generation and transferred the sensor table to the computer's serial port before continuing. This allowed 128-ms samples with a sampling period of 2 ms. Note that the arbitrary power profile may be driven by realistic power trace from measurements of current processor or from architecture simulators for predictive architectures. Within the package we were able to simulated extremely high power density on the test chip. The framework may be coupled with architectural simulation to achieve accurate thermal estimations. Fig. 9 was used to convert the sensed performance into temperature. We captured the center digital sensors output. The experiment shows the ability of FPTE to generate controllable time-varying arbitrary power pattern. The result demonstrates the ability of the FPTE to characterize the coupling between time-varying power pattern, temperature, and performance.
V. ILLUSTRATIVE APPLICATIONS OF FPPE
The FPTE uses on-chip digital heaters and sensors to emulate time-varying power patterns on-chip, generate the corresponding spatiotemporally varying temperature pattern, and characterize the resulting variations in circuit properties. The application domains of FPTE include a thermal test vehicle as well as an online thermal test structure. As a thermal test vehicle, FPTE has the advantage over existing thin-film heater-based approaches due to its compatibility with standard CMOS process, ability to generate controllable and time-varying power patterns, and directly characterize the effect of temperature patterns on device characteristics. As an on-chip test structure, an FPTE block may be embedded within a microprocessor core with minimal overhead, because its low standby power and small area. The FPTE test structure can also serve as an advanced cooling structure benchmark to evaluate the operating thermal field and predict system thermal response with emulated silicon data. In this section, we discuss three applications of FPTE.
A. Application 1: Characterization of Thermal Coupling
As an on-chip test structure, an FPTE block may be embedded within a microprocessor core with minimal overhead because of its low standby power and small area. A BIST routine may apply test power patterns to validate/ensure thermal fidelity of a specific packaged IC considering process variations as well as the time-dependent degradation in the thermal properties [2] . The thermal characteristics of the packaged chips may be extracted in the form of frequency domain thermal filters as presented in [24] . The extracted filter was used to accurately predict transient temperature pattern for spatiotemporally varying power patterns. The filter also estimates the power pattern from measured temperature accurately, which implies that FPTE can facilitate online real-time temperature/power prediction in an IC. The thermal filter may be extracted applying individual heater with periodic heating profile as stimuli and collect per-sensor output. The filter is constructed with fast Fourier transform in Fig. 11 . The phase information may also be captured with the same methodology in Fig. 12 . The reconstructed filter from the sensor phase array is a powerful tool to predict thermal behavior at position without sensors, which has been demonstrated in [24] . One limitation of the test-chip setup is that the phase between sensors differs only by 1°-2°because of the small die area. This suggests that the hotspot information is almost a superpositioned response on an 1 mm × 2 mm die. The observed 3.5% error drowns our phase detecting feature implemented on-chip. In order to truly verify the thermal filtering effect, the die size needs to be significantly larger. However, the same observation also suggests that the larger dies in the range 100-200 mm 2 are unlikely to have a phase delay exceeding one cycle. In practice, a simple weighted summation circuit may be sufficient to find the hotspot coupling on-chip.
From the filter information in Figs. 11 and 12 , the methodology may be used to generalize for architectural or powergating meta-signal to predict thermal behavior at arbitrary location on-chip. The extracted filter may be used to predict transient temperature pattern for spatiotemporally varying power patterns by observing the digital programmable levels in Fig. 13 . The dynamic thermal variation is recovered from the digital ON-OFF signatures. The recovered filter achieves a correlation coefficient of 0.9846 and exhibits good prediction of the sensor response given the digital input patterns. The implication of the measurement is that the same technique may be used to monitor the system critical paths' response to transient operating condition by knowing the system workload through aggregating digital signatures such as block-level power gating signal or dynamic voltage and frequency scaling (DVFS) states.
B. Application 2: Characterization of Thermal Properties of an Advanced Package
The FPTE may determine the thermal field of an unknown package and die integration. A test structured is made for package-level fluidic cooling solution. There have been many well-know studies for thermal management for chips with relative large die size [20] , [25] , [26] . For die with sufficient surface area, it is relatively straightforward to fabricate fluidic channel on the substrate for superior heat transfer as cited in Section V-C. However, in an SiP environment, the assembly becomes relatively difficult because of the aggregated and signal routing on the same interposer with multiple carrying dies. The dies may have different thicknesses due to stacking (i.e., 3-D DRAMs) and the thinner die will need to fill gap to the heat-spreader with TIM, which may have a relatively low thermal conductivity on the heat extraction path.
The designs such as power regulator on board benefit from well-designed on-board thermal management, and thermal vias were often mandatory for high-power GaN FETs [27] . When the thermal management is migrated in package, the dieto-die integration needs to consider the difficulty in fluidic channel formation and die handling. The alternative to fluidic channel-fluid-filled package integration-is generally a costeffective solution for such integration without significantly penalizing the yield and integration cost. However, the fluid flow and nonuniform SiP surface may penalize the system modeling effort. The system is harder to model because of the different packaged die geometries and flow rates. To demonstrate the capability of the FPTE, a relatively simple fluidic integration may be formed inside the chip package in Fig. 14. For the test chip, we applied cyanoacrylate coating to the open cavity and the bondwire. The cavity was then covered with acrylic cover with embedded fluidic inlet and outlet. The integrated cavity is sealed with the silicone sealant. The integrated system uses de-ionized (DI) water for the coolant.
An additional fluidic loop was built on top of the same test fixture used in the earlier experiments. Considering the coated bondwire's strength, a low-flowrate piezo-electric pump (Bartels MP6) with a 7 mL/min flow rate was used to circulate DI water at 25°C from the temperature-controlled bath to the chip under test. The FPTE determines the system response under fluid-filled chamber with a constant fluid flowrate of 7 mL/min. The responses of the sensor and heater pair are collected with the same methodology as that in [24] . The filter may be extracted with the same methodology as the system with traditional cavity. The fluid-filled system is observed in Fig. 15 for amplitude response and in Fig. 16 for phase response. The amplitude reduced from the system in Fig. 11 shows that the temperature coupling for the nearest heater and sensor pair reached a 75°temperature rise and a 50°rise at the uncorrelated heater and sensor pairs. The active fluid cooling reaches roughly 22°in the strong coupled pairs and 13°at the uncorrelated pairs. The correlated pair thermal coupling improved by 3.4 times with simple fluid chamber configuration. The uncorrelated pair improved by 3.8 times and suggests that the hotspot received benefit from the fluidic heat spreading. The fluidic cooling improved heat spreading to the uncorrelated locations. Without modification from the normal package configuration, the extracted filter may be used to predict transient temperature pattern for spatiotemporally varying power patterns by observing the digital programmable levels in Fig. 17 . The recovered filter achieves a correlation coefficient of 0.8739. The prediction accuracy drops compared with the dry package scenario. This is because the relative amplitude is roughly 1/10th of the dry package configuration. The system may be less accurate due to the quantization error in the measurements. The evaluation is still satisfactory for coarse-gain tracking of device operating condition. The system may be used to determine a chip's thermal condition and coupling without prior knowledge of the packaging methodology and the cooling method. 
C. Application 3: Characterization of Effect of Cooling on Circuit Characteristics
As a thermal test vehicle, FPTE has the advantage over existing thin-film heater-based approaches due to its compatibility with standard CMOS process, ability to generate controllable and time-varying power patterns, and directly characterize the effect of temperature patterns on device characteristics. Application of FPTE as a test vehicle to evaluate advanced microfluidic cooling has been presented in [28] . In the experiment, the silicon interposer with etched micropinfins was attached directly with the FPTE die in Fig. 18 . The CMOS chip was attached to the center of the microgap by a thin layer of epoxy which is above the pin fin area. Then the microgap was attached to the back of printed circuit board (PCB) by tape. There was a small rectangular hole at the center of the PCB which was used to expose the chip. The chip was then wirebonded to the PCB, which was soldered and connected to outside circuit. Agilent e3620A dual power supply was used to provide a voltage of 1.06 V to four temperature sensors, and variable power input to the heaters. A Keithley 2401 sourcemeter was used to provide a V dd of 3.0 V and measure the leakage current through the transistors. The sensor output voltages were collected by the Agilent 34970A data acquisition unit and converted into temperatures. Two big rectangular holes were cut into the PCB to expose the fluid vias of the microgap. Then two nanoports were placed upon the fluid vias and attached to the microgap by epoxy. The FPTE was used to directly characterize the effect of fluidic cooling on the circuit properties, for example, the tradeoff between flow rate (cooling power) and the potential leakage power saving. The test structure may turn off the CMOS components on-chip and utilize the system for leakage measurement. The on-chip temperature may be captured with on-chip sensors and the leakage number may be captured with an external current sensor in Fig. 19(a) . The active fluidic cooling is relatively effective considering the stack thickness on the chip. In Fig. 19(b) , from the measurement, the different cooling structures influence the system thermal condition. The observed leakage is different for different cooling methodologies at the same temperature. This nonideal behavior is slightly disadvantageous to the inferior thermal-managed system. This difference is mainly due to the IR drop effect. Because at the same temperature the better-cooled system requires more current to power the chip, the bondwire and package apply a slight IR drop between the supply and ground. The difference increased the total power slightly but is relatively noticeable compared with the leakage power in the control run.
Without active thermal management, the observed device to ambient thermal resistance is 52.6 K/W. The average thermal resistance of the forced air cooling is 43.6 K/W while that of the microfluidic cooling is 26.9 K/W. While on the chip level the heat flux density is only 50 W/cm 2 , the enabled special hotspot analog heater density reaches 1500 W/cm 2 per 200 μm × 20 μm stripe heater 40 μm next to the hotspot sensor circuit (#1, #4). The uncored sensing circuits (#2, #3) are located at 400 μm away from the hotspot stripe and are at the corner of the chip. Measuring the temperature difference between the sensors, we calculated the thermal resistance between hotspot and uncored circuit to be roughly 4.7 K/W for all cooling methods. In the experiment, the chip is externally attached to the microgap, which results in additional thermal resistances from conduction resistance of epoxy, silicon oxide layer, and spreading resistance from epoxy to microgap. The conduction resistances of epoxy and silicon oxide are large due to its low thermal conductivity. In order to have an effective hotspot diffusivity system, a direct embedded cooling structure should be employed [29] .
VI. CONCLUSION
This paper presents the design and measurement of the field-programmable thermal emulator (FPTE). The FPTE uses on-chip digital heaters and sensors to emulate time-varying power patterns on-chip, generate the corresponding spatiotemporally varying temperature pattern, and characterize the resulting variations in circuit properties, for example, delay. The FPTE has demonstrated the ability to generate emulated thermal patterns by programming heater registers accordingly. Having a programmable FPTE test vehicle allows designers to understand the thermal effect on an architecture and/or workload considering electrical-thermal interactions, but without complete design/fabrication of the functional chip, thereby improving the design turnaround time. As a thermal test vehicle, FPTE has the advantage over existing thinfilm heater approaches due to its compatibility with standard CMOS process, ability to generate controllable and timevarying power patterns, and directly characterize the effect of temperature patterns on device characteristics. The FPTE has been used to identify leakage and temperature correlation and transient thermal response for an air-cooled system versus a fluidic cooled system. This experiment shows the potential for advanced package evaluation with actual leakage figure and device characteristics. The FPTE has been demonstrated to be programmed online and characterize the thermal response of a packaged IC in experiments. This captures the exact thermal characteristics of a specific design-environment interaction considering process variations as well as timedependent degradation in the thermal properties. The thermal filters were extracted through the FPTE structure for an airfilled chip packaging cavity and a fluid-filled chip packaging cavity. The recovered filter was used to reconstruct the thermal response of an arbitrarily generated power pattern at a desired location on the chip. This capability allows thermal condition prediction through signature signals, such as the block-level enabled signal or clock gating signal, at an arbitrary location on the chip. The current implementation of the FPTE is limited by its physical die size to create sufficient thermal phase delay across sensors. A larger die with tiled heater system will be more effective in thermal hotspot propagation modeling. The SiP and the 3-D die stacked FPTE are also potential candidates for fabrication; these design allows further exploration in a high-density system that has tighter thermal constants.
